

SP8650

600MHz ÷ 16

The SP8650 is an asynchronous emitter coupled logic counter which provides ECL 10K compatible outputs when external pulldown resistors are added. It requires an AC coupled input of 600mV p-p.

FEATURES

- ECL Compatible Outputs
- AC Coupled Inputs (Internal Bias)

QUICK REFERENCE DATA

- Supply Voltage: -5.2V
- Power Consumption: 300mW
- Temperature Range:
 - 55°C to +125°C (A Grade)
 - 30°C to +70°C (B Grade)

ABSOLUTE MAXIMUM RATINGS

Supply voltage	-8V
Output current	10mA
Storage temperature range	-55°C to +150°C
Max. junction temperature	+175°C
Max. clock I/P voltage	2.5V p-p




Fig.1 Pin connections - top view

ORDERING INFORMATION

SP8650 A DG
SP8650 B DG
SP8650 AB DG
SP8650 AC DG




Fig.2 Functional diagram


ELECTRICAL CHARACTERISTICS

Supply voltage: $V_{CC} = 0V$, $V_{EE} = -5.2V \pm 0.25V$
 Temperature: A Grade $T_{amb} = -55^{\circ}C$ to $+125^{\circ}C$
 B Grade $T_{amb} = -30^{\circ}C$ to $+70^{\circ}C$

Characteristics	Symbol	Value		Units	Conditions	Notes
		Min.	Max.			
Maximum frequency (sinewave input)	f_{max}	600		MHz	Input = 400-800mV p-p	Note 4
Minimum frequency (sinewave input)	f_{min}		40	MHz	Input = 400-800mV p-p	
Power supply current	I_{EE}		60	mA		Note 4
Output low voltage	V_{OL}	-1.8	-1.5	V	$V_{EE} = -5.2V$ (25°C)	
Output high voltage	V_{OH}	-0.85	-0.7	V	$V_{EE} = -5.2V$ (25°C)	

NOTES

1. Unless otherwise stated the electrical characteristics shown above are guaranteed over specified supply, frequency and temperature range.
2. The temperature coefficients of $V_{OH} = +1.63mV/^{\circ}C$ and $V_{OL} = +0.94mV/^{\circ}C$ but these are not tested.
3. The test configuration for dynamic testing is shown in Fig.5.
4. Tested at 25° only.



* Tested as specified in table of Electrical Characteristics

Fig.3 Typical input characteristic of SP8650A




Fig.4 Typical input impedance. Test conditions: supply voltage -5.2V, ambient temperature 25°C, frequencies in MHz, normalised to 50 ohms.

OPERATING NOTES

1. The clock inputs (pins 8 and 10) can be driven single-ended or differentially and should be capacitively coupled to the signal source. The input signal path is completed by connecting a capacitor from the internal bias decoupling, pin 12, to ground.
2. If no signal is present the device will self-oscillate. If this is undesirable it may be prevented by connecting a 10k resistor from one of the inputs to V_{EE} . This will reduce the input sensitivity by approximately 100mV.

3. The circuit will operate down to DC but slew rate must be better than $100V/\mu s$.
4. The outputs are compatible with ECL II. There is an internal load of 4k at each output. The output can be interfaced to ECL 10K by addition of two resistors.
5. Input impedance is a function of frequency. See Fig. 4.
6. All components should be suitable for the frequency in use.




Fig.5 Test circuit




Fig.6 Typical application showing interfacing




Fig.7 Interfacing to ECL 10K